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DNN-aided Read-voltage Threshold Optimization
for MLC Flash Memory with Finite Block Length
Cheng Wang, Kang Wei, Lingjun Kong, Long Shi, Zhen Mei, Jun Li, and Kui Cai
Abstract—The error correcting performance of multi-level-
cell (MLC) NAND flash memory is closely related to the block
length of error correcting codes (ECCs) and log-likelihood-ratios
(LLRs) of the read-voltage thresholds. Driven by this issue,
this paper optimizes the read-voltage thresholds for MLC flash
memory to improve the decoding performance of ECCs with
finite block length. First, through the analysis of channel coding
rate (CCR) and decoding error probability under finite block
length, we formulate the optimization problem of read-voltage
thresholds to minimize the maximum decoding error probability.
Second, we develop a cross iterative search (CIS) algorithm to
optimize read-voltage thresholds under the perfect knowledge of
flash memory channel. However, it is challenging to analytically
characterize the voltage distribution under the effect of data
retention noise (DRN), since the data retention time (DRT) is
hard to be recorded for flash memory in reality. To address
this problem, we develop a deep neural network (DNN) aided
optimization strategy to optimize the read-voltage thresholds,
where a multi-layer perception (MLP) network is employed to
learn the relationship between voltage distribution and read-
voltage thresholds. Simulation results show that, compared with
the existing schemes, the proposed DNN-aided read-voltage
threshold optimization strategy with a well-designed LDPC code
can not only improve the program-and-erase (PE) endurance but
also reduce the read latency.
Index Terms—MLC NAND flash memory, read-voltage thresh-
old, finite block length, LDPC codes, deep neural network.
I. INTRODUCTION
N
AND flash memory is widely used over the past decade
due to low power consumption and large storage capac-
ity. The original NAND flash memory cell can only store one
bit with two levels, which is called single-level-cell (SLC).
Using the multi-level-cell (MLC) or triple-level cell (TLC)
technique [1]–[3], the flash memory can store multiple bits
over a single memory cell. However, as the number of levels
in each memory cell increases, serious scaling challenges
loom up in the NAND flash memory, resulting in a negative
effect on the reliability. These challenges originate from the
characteristics of flash devices that can be seen as several
noise models, such as programming noise (PN), cell-to-cell
interference (CCI), random telegraph noise (RTN), and data
retention noise (DRN) [4].
Among various noises in flash memory, the DRN is caused
by the charge leakage at the floating-gate of flash memory
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cells [5]. The charge leakage starts when a flash memory
cell is programmed. The overall period of this process is
called the data retention time (DRT). As the size of memory
chip decreases, the floating-gate of a flash memory cell stores
much fewer electrons, which degrades the performance of
flash memory. This is due to the fact that a small amount
of charge leakage has remarkable influence on the floating-
gate transistor. Compared with SLC, the MLC technology
intensifies the decoding errors caused by the DRN, as the
reduced interval of write voltage at each storage state distorts
the voltage distribution of flash memory. As a result, the
increasing number of program-and-erase (PE) cycles and the
DRT limit the operational lifetime of flash memory.
To improve the reliability of flash memory, hard-decision
error correcting codes (ECCs), such as Bose-Chaudhri-
Hocquenghem (BCH) and Reed-Solomon (RS) codes were
employed in flash memory [6], [7]. To enhance the decoding
error performance of ECCs, [8]–[11] proposed the utilization
of soft decision in flash memory. Later on, various soft-
decision decoding algorithms were proposed to achieve de-
sirable error correcting performance. For example, the belief-
propagation (BP) algorithm is one of the probability-based
iterative decoding algorithms with excellent performance [12]–
[15]. It is well known that LDPC codes are decoded with
soft information such as channel log-likelihood-ratios (LLRs).
In order to achieve better error-correcting performance, the
soft-decision decoder demands more reliable and accurate soft
information that can be obtained by the read process [8],
[9], [16]–[18]. For the flash memory channel, the problem of
obtaining soft information can be turned into that of optimizing
the read-voltage thresholds [16].
Driven by this observation, much effort has been put into
the optimization of read-voltage thresholds [8], [9], [16], [19],
[20]. The well-designed read-voltage thresholds can convert
hard information (i.e., voltages of cells) into soft information
(i.e., LLRs), which greatly improve the decoding performance
of flash memory. Initially, flash memory employed the hard-
decision memory sensing that utilizes the hard information
generated by the fixed read-voltage thresholds. However, the
hard-decision method is only effective when the flash memory
noise is small. To prolong the lifetime of flash memory,
the soft read-voltage sensing strategy becomes a prevailing
solution for flash memory. Prior works in [8], [16] introduced
a nonuniform memory sensing strategy to reduce the memory
sensing precision and read latency while maintaining good
error-correction performance. These works obtain the read-
voltage thresholds by utilizing entropy value of each unre-
liable region. Nevertheless, the optimization of read-voltage
2thresholds relies on extensive simulations and the memory
sensing level is limited. To solve this dilemma, the work
in [9] developed an adjustable sensing strategy for multiple
reads of the same flash memory cell, which selects the word-
line voltages by maximizing the mutual information (MMI)
between the input and output of the equivalent discrete read
channel.
However, the existing works have the following issues. First,
the aforementioned threshold optimization strategies did not
take into account the block length of ECCs that used in flash
memory [8], [9], [16]. Notably, the block length of ECCs
for emerging memories are usually short due to stringent
requirements on low decoding complexity and read latency. In
practice, there is an significant gap between the actual channel
coding rate (CCR) and capacity of the flash memory model
in [16] under finite block length [21]. Recent research has
unveiled that the flash memory channel after sensing by read-
voltage thresholds can be regarded as a discrete memoryless
channel (DMC) [9]. Several theoretical approaches investi-
gated the threshold optimization in DMC from the perspective
of information theory [22], [23]. Following these theoretical
approaches, we characterize the maximum coding rate in flash
memory as a function of block length and error probability.
Building upon the rate analysis, we optimize the read-voltage
thresholds for flash memory.
Second, the prior works in [8], [9], [16] designed the
read-voltage thresholds for flash memory assuming perfect
knowledge of PE cycles and DRT. In practice, it is rather
difficult to record DRT. Without the knowledge of PE cycles
and DRT, the following methods were proposed to recover
the soft information of flash memory channel under the effect
of the DRN. A flash correct-and-refresh technique proposed
in [24] read the data stored in flash memory periodically and
utilized the ECCs to perform the decoding and reprogramme
the flash memory. Later on, [25] developed a decision-directed
estimation (DDE) algorithm to remit the DRN by utilizing a
Gaussian mixture model to estimate the voltage distribution
of flash memory. The DDE algorithm first compares the input
and output of the decoder to find the best-fit parameters of
the Gaussian model, and then utilizes the Gaussian model to
adjust the read-voltage thresholds. Recently, a retention-aware
belief-propagation (RABP) decoding scheme was proposed
to combat the DRN in MLC flash memory [26]. If the
decoding fails, the RABP algorithm adjusts the input LLRs
based on the decoded bits and performs another round of
decoding. Furthermore, [27] proposed a RABP aided chan-
nel update algorithm to estimate the voltage distribution of
MLC flash memory. It regards voltage distribution of flash
memory as Gaussian distribution and utilizes the decoding
results to update the mean and variance of voltage distribution.
However, the decoding processes in [24]–[27] result in either
large energy consumption or high decoding latency, which
contradicts with practical use of flash memory. In addition,
these methods are applicable only when the DRN is within
a small certain range such that the decoder can still provide
sufficient correct information. In this context, these methods
cannot handle the errors caused by the DRN that exceeds the
correction capability of ECCs.
Recently, rapid development of deep learning inspires us to
handle the variation of flash memory channel caused by the
DRN. With an explosive increase in big data, the deep learning
technologies, such as deep neural network (DNN), can distill
the data effectively and extract abstract correlations from
data [28], [29]. For the flash memory, in contrast to the existing
methods that require a round of decoding to obtain the useful
information, the DNN allows the system to train a model off-
line and explore the relationship between the input and output,
and the well-trained DNN model can directly generate the
information from the processed data. These findings motivate
us to design a DNN-aided read-voltage optimization strategy
that does not rely on the knowledge of DRT.
The primary goal of this paper is to optimize the read-
voltage thresholds in MLC flash memory with finite ECC
block length. Towards this goal, we first formulate the opti-
mization problem of read-voltage thresholds under finite block
length, and then propose the cross iterative searching (CIS) al-
gorithm and DNN-aided optimization strategy to optimize the
read-voltage thresholds, respectively. The main contributions
of this paper are summarized as follows:
• Read-voltage threshold optimization under finite block
length—We study the CCR of MLC flash memory under
finite block length and optimize the read-voltage thresh-
olds with perfect knowledge of PE cycles and DRT.
Under finite block length, we first formulate the read-
voltage optimization problem to maximize the CCR by
minimizing the maximum error probability. Then, we
develop a CIS algorithm to solve this problem. Simulation
results show that, compared with MMI-based quantiza-
tion and entropy-based quantization, the proposed CIS
algorithm can significantly improve the lifetime of flash
memory.
• DNN-aided read-voltage threshold optimization—We de-
velop a DNN-aided optimization strategy to optimize the
read-voltage thresholds without the knowledge of DRT.
The core of the proposed DNN-aided scheme is to train
a multi-layer perception (MLP) network to learn the
relationship between the voltage distribution (i.e., input of
the MLP) and the read-voltage thresholds (i.e., output of
the MLP). Simulation results show that, compared with
the RBAP decoding scheme, the DNN-aided scheme can
not only improve the PE endurance but also reduce the
read latency.
The remainder of this paper is organized as follows. Sec-
tion II presents the MLC flash memory channel model and
investigates its CCR under finite block length. Section III
formulates the read-voltage thresholds optimization problem
under finite block length and proposes the CIS algorithm.
Section IV proposes the DNN-aided optimization strategy.
Section V shows the simulation results. Section VI concludes
this paper.
II. SYSTEM MODEL
A. Channel Model of MLC NAND Flash Memory
Let S = {s0, s1, s2, s3} denote the storage states of MLC
flash memory. A flash memory cell must be erased before
3programming. Let s0 denote the erased state of an MLC
flash memory cell. With the reference to [16], the voltage
distribution of the cell at state s0 is approximately modeled
as a Gaussian distribution pe(v) = N (µe, σ2e ) with mean
µe and standard deviation σe, respectively. In addition, let
s1, s2, and s3 denote the programmed states. Moreover, the
voltages at these programmed states are generated by using
an incremental step-pulse programming technique. Then, the
voltage distribution of the cell at each programmed state
follows a uniform distribution [30]:
ppsi
(v) =
{
1/Vp, v ∈ [VsiVp)
0, elsewhere,
i = 1, 2, 3, (1)
where Vp denotes the programming step voltage and Vsi
denotes the target programmed voltage of si.
The MLC flash memory channel is generally attenuated by
the PN, cell-to-cell interference (CCI), RTN and DRN [16],
[31], [32].
1) Programming Noise: Let npn denote the PN. The voltage
programming process is influenced by the PN, which can be
approximately modeled as a Gaussian distribution npn(v) =
N (0, σ2pn) with zero mean and standard deviation σpn [33]. The
programming process does not change the voltage of erased
state, but only effects the voltage distributions of states s1, s2,
s3 [16].
2) Cell-to-cell Interference: Let nc denote the CCI. As the
major noise source in the MLC flash memory [16], [31], [34],
the CCI results from the scaling down of the flash memory
chip, leading to a voltage shift VC among the cells:
VC =
∑
j
∆Vjζj , (2)
where ∆Vj represents the voltage variation of the j-th inter-
fering cell programmed after the victim cell, and ζj represents
the coupling coefficient between the j-th interfering cell and
the victim cell. The effect of CCI can be estimated and the
pre-distortion/post-compensation technique can be employed
to mitigate the influence of CCI [32]. However, this technique
cannot eliminate the CCI’s effect on the erased state s0. Let
Vs0 denote the target voltage of the erased state. According
to [16], [32], the voltage distribution of the cell for even-
bit line and odd-bit line at the erased state is modeled by
two Gaussian distributions, i.e., nevenc = N (µ˜evene , σ2e ) and
noddc = N (µ˜odde , σ2e ), with the same variance σ2e and different
means:
µ˜evene = Vs0 + Vmean(2Kx +Ky + 2Kxy), (3a)
µ˜odde = Vs0 + Vmean(Ky +Kxy), (3b)
where Vmean = (Vs0+Vs3)/2−Vs0 ; µ˜evene and µ˜odde represent the
variances of voltage for the even-bit line and odd-bit line cells,
respectively; Kx, Ky, and Kxy are the coupling coefficients
of the floating gate in the horizontal, vertical, and diagonal
directions, respectively.
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Fig. 1. Voltage distribution and 6-level read quantization of an MLC flash
memory.
3) Random Telegraph Noise: Let nrtn denote the RTN. The
RTN can be approximately modeled as a Gaussian distribution
nrtn(v) = N (0, σ2rtn) with zero mean and standard deviation
σrtn, where σrtn varies with the number of program-and-
erase (PE) cycles in a power-law form [16]. From [27],
σrtn = 0.00027(NPE)
0.64 with NPE being the number of PE
cycles.
Fig. 1 (a) illustrates the voltage distribution of an MLC flash
memory cell under the effect of PN, CCI, and RTN.
4) Data Retention Noise: Let nd denote the DRN. The
DRN is approximated as a Gaussian distribution ndi(v) =
N (µrsi , σ2rsi ), i = 0,1,2,3, where µrsi and σrsi are the data-
dependent mean and standard deviation, respectively [16],
[32]. Both µrsi and σrsi are time-varying and voltage-
dependent:
µrsi = log(1 + T )(Vi − V0)[β0(NPE)α0 + β1(NPE)α1 ], (4a)
σrsi = 0.4
∣∣µrsi ∣∣ , (4b)
where T is the DRT, α0, α1, β0, and β1 are constants.
Finally, the overall voltage distribution functions, calculated
by the convolution integral of initial voltage distribution func-
tions with various noise functions [27], are given by
psi(v) =
1
σsi
√
2π
e
− (v−µsi )
2
2σsi , i = 0, 1, 2, 3, (5)
where
µs0 = Vs0 − µrs0 , (6a)
σs0 =
√
σ2e + σ
2
rtn + σ2rs0
, (6b)
µs
iˆ
= Vs
iˆ
− Vp/2− µs
iˆ
, (6c)
σs
iˆ
=
√
σ2pn + σ
2
rtn + σ
2
rs
iˆ
, iˆ = 1, 2, 3. (6d)
According to [27], the parameters of MLC flash memory are
set as Vs0 = 1.4, Vs1 = 2.6, Vs1 = 3.2, Vs3 = 3.93, Vp = 0.2,
σe = 0.34, σpn = 0.05, β0 = 0.00001, β1 = 0.00008, α0 =
0.68, and α1 = 0.52, respectively. From (5), the increase of
either NPE or DRT changes the voltage distribution, which
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Fig. 2. Coding for MLC flash memory.
causes the read errors and degrades the endurance of flash
memory.
B. Read-voltage Quantization
For the MLC flash memory, the relationship among the
block, cell wordline/bitline, and page is briefed as follows [34].
Each memory block contains multiple rows of cells. Each cell
stores K = 2 bits, i.e., the most significant bit (MSB) and
least significant bit (LSB). To reduce the raw bit error rate,
the Gray coding is used to map the 2 bits in each cell to one
of the storage states. As shown in Fig. 2, the storage states
s0, s1, s2, s3 correspond to the information bits 11, 10, 00, 01,
respectively. The MSBs of all cells on the same wordline are
combined to form an MSB page, and the LSBs of all cells on
the same wordline are combined to form an LSB page.
ECC is used to detect and correct the raw bit errors
that occur within flash memory. In this paper, we use two
independent length-N ECC to encode the input sequence of
the MSB and LSB pages as XM = (xM,1, xM,2, ...xM,N )
and XL = (xL,1, xL,2, ...xL,N), respectively. During the write
process in the n-th cell, everyK = 2 bits, i.e., (xM,n, xL,n) are
first mapped to a storage state. Then, according to the storage
state of a memory cell, the programming operation shifts the
voltage of this cell to a well-designed write-voltage threshold.
During the read process, to transform the voltage value into
soft information (i.e., LLRs) for ECC decoding, the readback
voltages need to be quantized by comparing with precomputed
read thresholds.
Consider a voltage quantization strategy with J-level reads.
The read voltages of memory cells are quantized into J+1
regions. Let D = {d1, d2, . . . , dJ} collect J-level read-voltage
thresholds, and R = {r0, r1, . . . , rJ} collect J+1 output
regions where rj = [dj , dj+1] with d0 = 0 and dJ+1 = +∞.
In addition, the read-voltage thresholds of flash memory cells
yield 0 < d1 < d2 < · · · < dJ . Fig. 1 illustrates this
quantization with 6-level read. For j = 1, 2, · · · , J and
k = 1, 2, · · · ,K , the initial LLR of the k-th bit in the j-th
region is calculated by
L(j, k) = log
dj∫
dj−1
∑
i∈Qk
psi(v)dv
dj∫
dj−1
4∑
i=1
psi(v)dv −
dj∫
dj−1
∑
i∈Qk
psi(v)dv
, (7)
where Qk is the set of states each with the k-th bit being 1.
Based on (7), we can obtain the LLR of each region.
The choice of read-voltage thresholds determines the LLRs,
thus has great impact on the ECC decoding performance.
Therefore, the goal of this paper is to maximize the read
reliability of MLC flash memory by optimizing the read-
voltage thresholds.
C. CCR for Flash Memory Channel under Finite Block Length
A DMC comprises of an input set, output set, and a
probability transition matrix where the probability distribution
of the output depends only on the input at that time and
is conditionally independent of previous channel inputs or
outputs. Since the read process transforms storage states into
discrete region values, the flash memory channel can be treated
as a DMC.
Let W : S → R denote the DMC with transition proba-
bilities W (rj |si), si ∈ S, rj ∈ R, where input si and output
rj correspond to the storage state and quantization region,
respectively. The transition probability function of the voltage
region rj given input si is
W (rj |si) = wrj ,si =
∫ dj+1
dj
psi(v)dv
= Q
(
dj − µsi
σsi
)
−Q
(
dj+1 − µsi
σsi
)
, (8)
where psi(v) is given in (5) and Q(ǫ) =
∫∞
ǫ
1√
2π
e
−t2
2 dt.
Moreover, the probability of output rj is given by
P (rj) = prj =
∑
rj∈R
psiwrj ,si
=
∑
rj∈R
psi
[
Q
(
dj − µsi
σsi
)
−Q
(
dj+1 − µsi
σsi
)]
. (9)
From (8) and (9), the mutual information between input si
and output rj is
I (P,W ) =
∑
si∈S
∑
rj∈R
P (si)W (rj |si) logW (rj |si)
P (rj)
=
∑
si∈S
∑
rj∈R
psiwrj ,si log
wrj ,si
prj
, (10)
and the unconditional information variance is
U (P,W ) =
∑
si∈S
∑
rj∈R
P (si)W (rj |si)
(
log
W (rj |si)
P (rj)
)2
=
∑
si∈S
∑
rj∈R
psiwrj ,si
(
log
wrj ,si
prj
)2
− [I (P,W )]2 . (11)
5As [21] unveiled, for a finite block length code and DMC,
the achievable CCR with a given error probability ǫ and a code
block length N yields
R(N, ǫ, γ) ≥I(P,W ) −
√
U(P,W )
N
Q−1(ǫ) +
logN
2N
, (12)
where Q−1 is the inverse function of Q(ǫ).
III. READ-VOLTAGE THRESHOLD OPTIMIZATION FOR
MLC FLASH MEMORY
In this section, we give the upper bound of decoding error
probability for MLC flash memory channel and formulate
the read-voltage threshold optimization. Unlike conventional
methods such as MMI and entropy-based quantization, our
optimization problem focuses on finite block length.
A. Error Performance under Finite Block Length
First, we rewrite (12) as
Q−1(ǫ) ≥ T (N, ǫ, γ, P,W ), (13)
where
T (N, ǫ, γ, P,W ) =[
I(P,W )−R(N, ǫ, γ) + logN
2N
]√
N
U(P,W )
. (14)
For the flash memory, both I and U vary over different P
and W , since P and W depend on the parameters of flash
memory, such as number of PE cycles, DRT and read-voltage
thresholds according to (5) and (8). Thus, the function T in
(14) can also be interpreted as a function with respect to these
parameters:
T (N, R¯,D, E, T ) =[
I(D, E, T )− R¯+ logN
2N
]√
N
U(D, E, T ) , (15)
where R¯ is the code rate of ECCs used in flash memory.
As Q function is monotonically decreasing, the de-
coding error probability is upper bounded by ǫ ≤
Q
(T (N, R¯,D, E, T )). Thus the maximum error probability
is ǫmax = Q
(T (N, R¯,D, E, T )). In this context, our goal
is to optimize the read-voltage thresholds by minimizing the
maximum decoding error probability:
D∗ = argmin
D
ǫmax, (16)
where D∗ is the set of optimal read-voltage thresholds.
Due to the write process of MLC flash memory, the MSB
and LSB have different channel conditions [9], [35]. Conse-
quently, the error probabilities of MSB and LSB vary over
different quantization regions. Taking the 6-level read in Fig. 1
for example, the MSB errors often occur in region r4, and
the LSB errors often occur in regions of r2 and r6 [35]. In
addition, according to (8) and (9), the transition probabilities
W of MSB and LSB, denoted by WM and WL, are diverse.
Furthermore, the decoding error probabilities of MSB and
LSB are independent, since independent encoding processes
are used for these two pages. In the view of this independence,
the average maximum error probability for MLC flash memory
over the two pages is given by
ǫmax =
Q (TM) +Q (TL)
2
, (17)
where the T functions of MSB and LSB are denoted by
TM =
[
I(P,WM)− R¯+ logN
2N
]√
N
U(P,WM)
, (18a)
TL =
[
I(P,WL)− R¯+ logN
2N
]√
N
U(P,WL)
. (18b)
Overall, we can formulate the optimization problem as
P : min ǫmax (19a)
s.t. 0 < d1 < d2 < · · · < dJ . (19b)
Due to the dimension of D, analytical solution of P is
computationally intractable. In the following, we develop an
efficient method to solve this problem.
B. Cross Iterative Searching Algorithm
In this part, we utilize genetic algorithm and CIS algorithm
to optimize the read-voltage thresholds in various read-levels.
In the genetic algorithm, the evolution is implemented by
using a set of stochastic genetic operators to mimic the
natural process of reproduction and mutation. Although the
genetic algorithm can solve complex problems, high quality
solutions require massive computations to explore the entire
search space for global optimization [36]. For our problem,
the computation of genetic algorithm dramatically increases
as the dimension of D goes larger. To reduce the complexity,
the cross iterative searching algorithm helps us to find local
optimum solution within certain region which saves a lot
of time. Combining the genetic algorithm and cross iterative
searching algorithm, we can escape from local optimum and
obtain near-optimal results.
As shown in Algorithm 1, we develop a CIS algorithm to
solve the optimization problem given in (19a). In the read-
voltage threshold optimization, all the read-voltage thresh-
olds are constrained by (19b). Before the iterative searching
process, the CIS algorithm needs to determine the initial
value of the read-voltage thresholds (see line 1 of Algorithm
1). The well-designed initial value will accelerate the con-
vergence speed and avoid trapping into local optimum. Let
H = {h1, h2, h3} denote a set that collects the read-voltage
thresholds under hard decision. We can identify the hard-
decision thresholds by letting
ps0(v = h1) = ps1(v = h1),
ps1(v = h2) = ps2(v = h2),
ps2(v = h3) = ps3(v = h3).
(20)
Then, we initialize the J-level read-voltage thresholds as D0 =
{d01, d02, . . . , d0J}, where d01 = h1− δ, d0j = h1 + (j − 1)δ, for
j = 2, · · · , J − 1, d0J = h3 + δ, and δ = h3−h1J−1 .
6Algorithm 1: CIS Algorithm
Input: ǫmax, maximum iterations Imax, stopping criteria
ρ, block length N , code rate R¯.
Output: the read-voltage thresholds D.
1 Initialization: i← 0, D0;
2 while |ǫ(i)max − ǫ(i−1)max | > ρ and i < Imax do
3 i = i+ 1, j = 1;
4 while j ≤ J do
5 Determine the range of d
(i)
j ;
6 Search for the local optimal d
(i)
j using
argmin
d
(i)
j
Q(T (d(i)j , N, R¯, E, T ));
7 j = j + 1;
8 Calculate ǫ
(i)
max;
9 Output D(i).
Lines 2-8 show the iterative searching process. First, the
ranges of read-voltage thresholds are determined in order to
reduce the searching space (see line 5). During the (i+ 1)-th
iteration, we search di+1j over
[
dij − λ, dij + λ
]
, where λ is
a well-designed constant (e.g., λ = 0.2 in the simulations).
Second, the thresholds are updated successively, where each
read-voltage threshold is optimized while keeping remaining
read-voltage thresholds fixed (see line 6). Finally, the search-
ing algorithm ends and outputs the optimized read-voltage
thresholds if |ǫ(i)max − ǫ(i−1)max | < ρ or the maximum number
of iterations is reached (see lines 2 and 9).
IV. DNN-AIDED READ-VOLTAGE THRESHOLD
OPTIMIZATION
A. Motivation
Fig. 1 (b) illustrates that the original voltage thresholds
become outdated, since the voltage distribution is changed
under the effect of DRN in MLC flash memory. Without the
precise read-voltage thresholds, we cannot obtain the correct
LLRs in (7) that depend on these thresholds. Finally, due to the
mismatch between new voltage distribution and outdated read-
voltage thresholds, the decoder is unable to decode correctly
based on the incorrect LLRs.
From (5), the voltage distribution mainly depends on the
number of PE cycles and DRT. The number of PE cycles
for the memory block can be recorded in flash memory [27].
Nevertheless, we cannot analytically characterize the voltage
distribution under the effect of DRN, since the DRT is hard
to be recorded. Hence, it is great challenging for existing
technologies to track the voltage distribution under the effect
of DRN. To address this issue, we design a DNN-aided
optimization strategy to optimize the read-voltage thresholds.
B. Data Process
The DNN is a powerful tool to extract deep information
from raw data, which can build the non-linear mapping be-
tween inputs and outputs [28], [29]. However, its learning abil-
ity is limited when the input data lacks valuable information.
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Fig. 3. 6-level read-voltage quantization for MLC flash memory.
For the flash memory, the input data comes from the read
process. Due to the read errors and limited memory sensing
precision, it is hard to obtain the accurate voltage of each
cell. In the read process, the read-voltage thresholds can be
used to determine the voltage locations over the quantization
regions (i.e., the region where each voltage value falls into)
and transform each location into a specific LLR of (7).
In this paper, we adopt the nonuniform quantization to
obtain the voltage location information, since the nonuniform
read-voltage quantization shows better error-correction perfor-
mance than uniform under the same number of quantization
levels [8], [9], [16]. As an illustration, Fig. 3 shows that, under
the 6-level quantization, the nonuniform quantization can
better capture the characteristics of the voltage distribution,
where the histogram is used to count the number of voltage
values that fall into each region. This observation illustrates
that the nonuniform quantization can track the variation of
voltage distribution under the effect of DRN with limited
number of quantization levels. Therefore, by the nonuniform
quantization, the DNN can efficiently learn the relationship
between the location information and voltage distribution.
C. Multi-layer Perception Network
To address the mismatch problem between new voltage
distribution and outdated read-voltage thresholds, we propose
a DNN-aided decoding strategy to optimize the read-voltage
thresholds over different DRT. Before delving into the pro-
posed scheme, we briefly introduce the DNN. The MLP is
a feedforward DNN which can extract valuable information
from extremely complex problems. In particular, it utilizes
a supervised learning technique called backpropagation for
training. A typical MLP network consists of at least three
layers and each layer consists of a number of nodes. The
adjacent layers are fully interconnected by weights that are
chosen randomly at the beginning.
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Fig. 4. The diagram of an MLP network
As shown in Fig. 4, the MLP is composed of input layer,
hidden layers, and output layer. The input layer that owns J+1
nodes receives the input data and forwards it to the hidden
layer. The output layer outputs D = f (WY + b), where W
and b are the weights and biases of the hidden layer neurons
respectively, and f(·) is a non-linear activation function.
For each learning iteration, the MLP receives the input
data (i.e., training set, validation set, or test set) and outputs
some values. Based on the error between the MLP output
and the expected output (i.e., label), the MLP performs a
backpropagation to update the weights of the hidden layers.
By the gradient decent algorithm, the weights are updated by
W (i+1) = W (i)−η ∂E(i)
∂W (i) , where η is the learning rate and
E(i) is the error at i-th iteration. With the backpropagation,
the DNN can minimize the error between the MLP output and
expected output.
D. Training
1) Training Data Generation: The training data of DNN
includes the input data (i.e., histogram results of voltage
values) and expected output data (i.e., read-voltage thresholds
optimized by Algorithm 1). As shown in (5), the voltage
distribution of flash memory channel depends on the number
of PE cycles and DRT. To make the DNN learn the relationship
between input data and expected output data, the training set
must include the voltage values with different numbers of
PE cycles and different DRT. In addition, the training data
is generated within a set of PE cycles {4000, 5000, 6000} and
a range of DRTs over [0, 106].
TABLE I
DNN HYPER-PARAMETERS
Learning rate 10−5
Epoch 100000
Mini-batch size 500
Initializer Xavier
Optimizer Adam
Loss function MSE
2) Loss Function: The loss function is the measurement of
errors between the MLP output and expected output. In our
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Fig. 5. The architecture of DNN-aided MLC flash memory.
simulations, we employ the mean squared error (MSE) as the
loss function, which defined as
LMSE =
1
J
J∑
j=1
(dj − dˆj)2, (21)
where dj and dˆj are the expected output and MLP output,
respectively.
3) DNN Parameters: The sizes of input layer and output
layer depend on the read-voltage quantization levels. In the
MLP network, we employ three hidden layers with 512, 256,
128 neurons, respectively. For each hidden layer and output
layer, the activate functions are all Sigmoid Function, i.e.,
S(x) = 11+e−x . The hyper-parameters are listed in Table I.
E. DNN-aided Flash Memory
In this subsection, we develop a DNN-aided MLC flash
memory structure as shown in Fig. 5. The DNN is well-trained
with the histogram results and the read-voltage thresholds
optimized by the proposed CIS algorithm. First, the controller
reads the voltage value from the flash memory chip. Second,
the controller converts these voltage values into LLRs. Then,
the decoder uses these LLRs to perform decoding. If the
decoding fails, the DNN is activated and uses the histogram
results to update the read-voltage thresholds. After that, the
decoder receives the updated LLRs and performs decoding
again. If the second decoding fails, the controller records this
block as a bad block.
V. SIMULATION RESULTS
In the simulations, we use the sum product algorithm as the
decoding algorithm where the maximum number of decoding
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Fig. 6. CCR versus PE cycles under different read-level quantization.
iterations is Imax. The simulations use three binary LDPC
codes, i.e., 2K-QC-code, 4K-QC-code, and 2K-random-code.
In 4K-QC-code, each entry of a small 7× 71 base matrix HB
is replaced by either a circulant shift of a 64 × 64 identity
matrix or a 64×64 zero matrix. The block length of this code
is 4544 bits and the code rate is set as 0.9. This irregular
code has column-weight of 5 and row-weight of either 50
or 51. The 2K-QC-code is chosen as a QC-LDPC code with
uniform column-weight of 4 and row-weight of either 40 or
41. The code rate of 2K-QC-code are the same as 4K-QC-
code. The 2K-random-code is an irregular LDPC code with
input and output block length (frame size) of 1998 and 1776
bits, respectively. The code-rate is 0.89 and the column-weight
is 4.
Fig. 6 plots the CCR under different optimization strategies,
read levels, and block length versus PE cycles. The CCR of
mutual information strategy [9] follows (10), and the CCR of
finite block length strategy follows (12). First, it is observed
that the loss of CCR enlarges as the block length decreases.
Second, the quantization with larger read-levels contributes
to a higher CCR. This is due to the fact that larger read-
level quantization provides more precise voltage information
especially with high PE cycles.
Fig. 7 plots the frame-error-rate (FER) curves over different
NPE under the proposed CIS algorithm, MMI-based quan-
tization and entropy-based quantization (with the optimized
entropy parameter θ = 0.3 [16]) with 2K-QC-code and 4K-
QC-code, respectively. Consider that the number of PE cycles
ranges over [15000, 19000] and DRT is set to be zero (i.e., T
= 0 that represents the early retention time). It is observed that
the proposed CIS algorithm can endure the largest PE cycles
among all the three methods. For example, at FER = 10−4,
the MMI-based quantization and entropy-based quantization
with 2K-QC-code can endure around 15100 and 15600 PE
cycles, respectively. In contrast, the proposed CIS algorithm
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Fig. 7. FER performance of LDPC 2K-QC-code and 4K-QC-code versus
different NPE under 6-level read quantization with Imax = 25.
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can extend the endurance limit of PE cycles to 15900.
Fig. 8 compares the FER performance versus different NPE
between the proposed CIS algorithm, MMI-based quantiza-
tion, and entropy-based quantization with 2K-QC-code. It is
observed that the proposed CIS algorithm is superior to both
MMI-based quantization and entropy-based quantization under
both 6-level and 9-level quantization. In addition, higher level
read quantization performance better. For example, at FER
= 10−4, the proposed scheme improves the endurance by
2100 PE cycles under the 9-level quantization compared with
6-level read. This is due to the fact that, with the higher level
read quantization, more accurate LLRs are fed into the DDN-
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Fig. 9. FER performance of LDPC 2K-QC-code and 2K-random-code versus
different DRT with NPE = 8000 and Imax = 25.
aided decoder. Note that this figure does not show the FER
of entropy-based 9-level quantization, since the entropy-based
quantization cannot freely choose the read-levels.
Fig. 9 shows the FER curves versus different DRT between
the proposed CIS algorithm, MMI-based quantization, and
entropy-based quantization with 2K-QC-code and 2K-random-
code. Note that all these quantization methods use the perfect
knowledge of DRT and PE cycles. It is observed that the pro-
posed algorithm is superior to other algorithms with different
LDPC codes under the effect of DRN. For example, at FER
= 10−4, the proposed algorithm can extend the endurance
limit of DRT up to 1000 hours and 2000 hours with 2K-QC-
code and 2K-random-code, respectively.
Fig. 10 plots the FER curves of the BP decoding, the
RABP decoding in [26], the proposed DNN-aided scheme,
and the CIS algorithm. In this figure, the RABP decoding
utilizes the information generated by the first-round BP de-
coding to amend the LLRs and perform the second-round BP
decoding. First, it is observed that the FER of the proposed
DNN scheme approaches that of CIS. Second, the proposed
DNN scheme can significantly improve the tolerance of flash
memory against the DRN compared with the BP decoding and
RABP decoding. For example, at FER = 10−4, the proposed
DNN scheme can extend the endurance of flash memory up
to nearly 30000, 200000, 1000000 hours, while keeping the
NPE fixed at 6000, 5000, 4000, respectively. In addition, the
proposed scheme improves the read latency of flash memory
compared with the RABP decoding. This is due to the fact
that the RABP decoding demands the second-round decoding
to amend the inaccurate results in first-round decoding caused
by the DRN. However, the proposed DNN scheme estimates
the read-voltage thresholds every 1000 blocks. Consequently,
there is no need for the proposed scheme to do the second-
round decoding, which reduces the read latency.
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Fig. 10. FER performance of LDPC 2K-random-code under different strate-
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VI. CONCLUSIONS
In this paper, we optimized the read-voltage thresholds
for MLC flash memory under finite block length. First, we
analyzed the flash memory channel under finite block length
and formulated the threshold optimization problem. Based
on the finite block length theory, we converted the problem
of maximizing CCR problem into that of minimizing the
maximum decoding error probability. With perfect knowledge
of PE cycles and DRT, we proposed the CIS algorithm
to solve this optimization problem. Furthermore, to address
the intractable LLRs under the effect of DRN in reality,
we proposed the DNN-aided scheme to optimize the read-
voltage thresholds without the knowledge of DRT, where the
nonuniform quantization is employed to generate the voltage
location information as the input to the MLP. The simulation
results demonstrated that the proposed algorithms improve the
PE endurance compared with the existing baseline methods.
In particular, the proposed DNN-aided scheme can reduce the
read latency compared with the RABP decoding scheme.
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